STM32 block diagram: SLEEP modes peripheral clock gated

STM32 block diagram: SLEEP modes peripheral clock gated

STM32 block diagram: SLEEP modes peripheral clock gated

  • Core is stopped
  • Peripherals are running
  • Power regulator is in Low Power mode
  • FLASH can be in Power Down mode
  • VREFINT can be OFF
  • Peripherals can be gated automatically when entering SLEEP mode

Leave a Reply

Your email address will not be published. Required fields are marked *